libTriton version 1.0 build 1590
Loading...
Searching...
No Matches
Public Member Functions | Protected Attributes | List of all members
triton::arch::x86::x86Cpu Class Reference

This class is used to describe the x86 (32-bits) spec. More...

#include <x86Cpu.hpp>

Inheritance diagram for triton::arch::x86::x86Cpu:

Public Member Functions

TRITON_EXPORT x86Cpu (triton::callbacks::Callbacks *callbacks=nullptr)
 Constructor.
 
TRITON_EXPORT x86Cpu (const x86Cpu &other)
 Copy constructor.
 
virtual TRITON_EXPORT ~x86Cpu ()
 Destructor.
 
TRITON_EXPORT x86Cpuoperator= (const x86Cpu &other)
 Copies a x86Cpu class.
 
TRITON_EXPORT bool isGPR (triton::arch::register_e regId) const
 Returns true if regId is a GRP.
 
TRITON_EXPORT bool isMMX (triton::arch::register_e regId) const
 Returns true if regId is a MMX register.
 
TRITON_EXPORT bool isSTX (triton::arch::register_e regId) const
 Returns true if regId is a STX register.
 
TRITON_EXPORT bool isSSE (triton::arch::register_e regId) const
 Returns true if regId is a SSE register.
 
TRITON_EXPORT bool isFPU (triton::arch::register_e regId) const
 Returns true if regId is a FPU register.
 
TRITON_EXPORT bool isEFER (triton::arch::register_e regId) const
 Returns true if regId is an EFER register.
 
TRITON_EXPORT bool isTSC (triton::arch::register_e regId) const
 Returns true if regId is an TSC register.
 
TRITON_EXPORT bool isAVX256 (triton::arch::register_e regId) const
 Returns true if regId is a AVX-256 (YMM) register.
 
TRITON_EXPORT bool isControl (triton::arch::register_e regId) const
 Returns true if regId is a control (cr) register.
 
TRITON_EXPORT bool isDebug (triton::arch::register_e regId) const
 Returns true if regId is a debug (dr) register.
 
TRITON_EXPORT bool isSegment (triton::arch::register_e regId) const
 Returns true if regId is a Segment.
 
TRITON_EXPORT bool isFlag (triton::arch::register_e regId) const
 Returns true if the register ID is a flag.
 
TRITON_EXPORT bool isRegister (triton::arch::register_e regId) const
 Returns true if the register ID is a register.
 
TRITON_EXPORT bool isRegisterValid (triton::arch::register_e regId) const
 Returns true if the register ID is valid.
 
TRITON_EXPORT bool isThumb (void) const
 Returns true if the execution mode is Thumb. Only useful for Arm32.
 
TRITON_EXPORT bool isMemoryExclusive (const triton::arch::MemoryAccess &mem) const
 Returns true if the given memory access is tagged as exclusive. Only valid for Arm32 and AArch64.
 
TRITON_EXPORT const std::unordered_map< triton::arch::register_e, const triton::arch::Register > & getAllRegisters (void) const
 Returns all registers.
 
TRITON_EXPORT const std::unordered_map< triton::uint64, triton::uint8, IdentityHash< triton::uint64 > > & getConcreteMemory (void) const
 Return all memory.
 
TRITON_EXPORT const triton::arch::RegistergetParentRegister (const triton::arch::Register &reg) const
 Returns parent register from a given one.
 
TRITON_EXPORT const triton::arch::RegistergetParentRegister (triton::arch::register_e id) const
 Returns parent register from a given one.
 
TRITON_EXPORT const triton::arch::RegistergetProgramCounter (void) const
 Returns the program counter register.
 
TRITON_EXPORT const triton::arch::RegistergetRegister (triton::arch::register_e id) const
 Returns register from id.
 
TRITON_EXPORT const triton::arch::RegistergetRegister (const std::string &name) const
 Returns register from name.
 
TRITON_EXPORT const triton::arch::RegistergetStackPointer (void) const
 Returns the stack pointer register.
 
TRITON_EXPORT std::set< const triton::arch::Register * > getParentRegisters (void) const
 Returns all parent registers.
 
TRITON_EXPORT std::vector< triton::uint8getConcreteMemoryAreaValue (triton::uint64 baseAddr, triton::usize size, bool execCallbacks=true) const
 Returns the concrete value of a memory area.
 
TRITON_EXPORT triton::arch::endianness_e getEndianness (void) const
 Returns the kind of endianness as triton::arch::endianness_e.
 
TRITON_EXPORT triton::uint32 numberOfRegisters (void) const
 Returns the number of registers according to the CPU architecture.
 
TRITON_EXPORT triton::uint32 gprBitSize (void) const
 Returns the bit in bit of the General Purpose Registers.
 
TRITON_EXPORT triton::uint32 gprSize (void) const
 Returns the bit in byte of the General Purpose Registers.
 
TRITON_EXPORT triton::uint512 getConcreteMemoryValue (const triton::arch::MemoryAccess &mem, bool execCallbacks=true) const
 Returns the concrete value of memory cells.
 
TRITON_EXPORT triton::uint512 getConcreteRegisterValue (const triton::arch::Register &reg, bool execCallbacks=true) const
 Returns the concrete value of a register.
 
TRITON_EXPORT triton::uint8 getConcreteMemoryValue (triton::uint64 addr, bool execCallbacks=true) const
 Returns the concrete value of a memory cell.
 
TRITON_EXPORT void clear (void)
 Clears the architecture states (registers and memory).
 
TRITON_EXPORT void disassembly (triton::arch::Instruction &inst)
 Disassembles the instruction according to the architecture.
 
TRITON_EXPORT void setConcreteMemoryAreaValue (triton::uint64 baseAddr, const std::vector< triton::uint8 > &values, bool execCallbacks=true)
 [architecture api] - Sets the concrete value of a memory area.
 
TRITON_EXPORT void setConcreteMemoryAreaValue (triton::uint64 baseAddr, const void *area, triton::usize size, bool execCallbacks=true)
 [architecture api] - Sets the concrete value of a memory area.
 
TRITON_EXPORT void setConcreteMemoryValue (const triton::arch::MemoryAccess &mem, const triton::uint512 &value, bool execCallbacks=true)
 [architecture api] - Sets the concrete value of memory cells.
 
TRITON_EXPORT void setConcreteMemoryValue (triton::uint64 addr, triton::uint8 value, bool execCallbacks=true)
 [architecture api] - Sets the concrete value of a memory cell.
 
TRITON_EXPORT void setConcreteRegisterValue (const triton::arch::Register &reg, const triton::uint512 &value, bool execCallbacks=true)
 [architecture api] - Sets the concrete value of a register.
 
TRITON_EXPORT void setThumb (bool state)
 Sets CPU state to Thumb mode.
 
TRITON_EXPORT void setMemoryExclusiveTag (const triton::arch::MemoryAccess &mem, bool tag)
 Sets exclusive memory access tag. Only valid for Arm32 and AArch64.
 
TRITON_EXPORT bool isConcreteMemoryValueDefined (const triton::arch::MemoryAccess &mem) const
 Returns true if memory cells have a defined concrete value.
 
TRITON_EXPORT bool isConcreteMemoryValueDefined (triton::uint64 baseAddr, triton::usize size=1) const
 Returns true if memory cells have a defined concrete value.
 
TRITON_EXPORT void clearConcreteMemoryValue (const triton::arch::MemoryAccess &mem)
 Clears concrete values assigned to the memory cells.
 
TRITON_EXPORT void clearConcreteMemoryValue (triton::uint64 baseAddr, triton::usize size=1)
 Clears concrete values assigned to the memory cells.
 
- Public Member Functions inherited from triton::arch::CpuInterface
virtual TRITON_EXPORT ~CpuInterface ()
 Destructor.
 
- Public Member Functions inherited from triton::arch::x86::x86Specifications
TRITON_EXPORT x86Specifications (triton::arch::architecture_e)
 Constructor.
 
TRITON_EXPORT triton::arch::register_e capstoneRegisterToTritonRegister (triton::uint32 id) const
 Converts a capstone's register id to a triton's register id.
 
TRITON_EXPORT triton::uint32 capstoneInstructionToTritonInstruction (triton::uint32 id) const
 Converts a capstone's instruction id to a triton's instruction id.
 
TRITON_EXPORT triton::arch::x86::prefix_e capstonePrefixToTritonPrefix (triton::uint32 id) const
 Converts a capstone's prefix id to a triton's prefix id.
 

Protected Attributes

std::unordered_map< triton::uint64, triton::uint8, IdentityHash< triton::uint64 > > memory
 map of address -> concrete value
 
triton::uint8 eax [triton::size::dword]
 Concrete value of eax.
 
triton::uint8 ebx [triton::size::dword]
 Concrete value of ebx.
 
triton::uint8 ecx [triton::size::dword]
 Concrete value of ecx.
 
triton::uint8 edx [triton::size::dword]
 Concrete value of edx.
 
triton::uint8 edi [triton::size::dword]
 Concrete value of edi.
 
triton::uint8 esi [triton::size::dword]
 Concrete value of esi.
 
triton::uint8 ebp [triton::size::dword]
 Concrete value of ebp.
 
triton::uint8 esp [triton::size::dword]
 Concrete value of esp.
 
triton::uint8 eip [triton::size::dword]
 Concrete value of eip.
 
triton::uint8 eflags [triton::size::dword]
 Concrete value of eflags.
 
triton::uint8 st0 [triton::size::fword]
 Concrete value of st0.
 
triton::uint8 st1 [triton::size::fword]
 Concrete value of st1.
 
triton::uint8 st2 [triton::size::fword]
 Concrete value of st2.
 
triton::uint8 st3 [triton::size::fword]
 Concrete value of st3.
 
triton::uint8 st4 [triton::size::fword]
 Concrete value of st4.
 
triton::uint8 st5 [triton::size::fword]
 Concrete value of st5.
 
triton::uint8 st6 [triton::size::fword]
 Concrete value of st6.
 
triton::uint8 st7 [triton::size::fword]
 Concrete value of st7.
 
triton::uint8 ymm0 [triton::size::qqword]
 Concrete value of ymm0.
 
triton::uint8 ymm1 [triton::size::qqword]
 Concrete value of ymm1.
 
triton::uint8 ymm2 [triton::size::qqword]
 Concrete value of ymm2.
 
triton::uint8 ymm3 [triton::size::qqword]
 Concrete value of ymm3.
 
triton::uint8 ymm4 [triton::size::qqword]
 Concrete value of ymm4.
 
triton::uint8 ymm5 [triton::size::qqword]
 Concrete value of ymm5.
 
triton::uint8 ymm6 [triton::size::qqword]
 Concrete value of ymm6.
 
triton::uint8 ymm7 [triton::size::qqword]
 Concrete value of ymm7.
 
triton::uint8 cr0 [triton::size::dword]
 Concrete value of cr0.
 
triton::uint8 cr1 [triton::size::dword]
 Concrete value of cr1.
 
triton::uint8 cr2 [triton::size::dword]
 Concrete value of cr2.
 
triton::uint8 cr3 [triton::size::dword]
 Concrete value of cr3.
 
triton::uint8 cr4 [triton::size::dword]
 Concrete value of cr4.
 
triton::uint8 cr5 [triton::size::dword]
 Concrete value of cr5.
 
triton::uint8 cr6 [triton::size::dword]
 Concrete value of cr6.
 
triton::uint8 cr7 [triton::size::dword]
 Concrete value of cr7.
 
triton::uint8 cr8 [triton::size::dword]
 Concrete value of cr8.
 
triton::uint8 cr9 [triton::size::dword]
 Concrete value of cr9.
 
triton::uint8 cr10 [triton::size::dword]
 Concrete value of cr10.
 
triton::uint8 cr11 [triton::size::dword]
 Concrete value of cr11.
 
triton::uint8 cr12 [triton::size::dword]
 Concrete value of cr12.
 
triton::uint8 cr13 [triton::size::dword]
 Concrete value of cr13.
 
triton::uint8 cr14 [triton::size::dword]
 Concrete value of cr14.
 
triton::uint8 cr15 [triton::size::dword]
 Concrete value of cr15.
 
triton::uint8 cs [triton::size::dword]
 Concrete value of CS.
 
triton::uint8 ds [triton::size::dword]
 Concrete value of DS.
 
triton::uint8 es [triton::size::dword]
 Concrete value of ES.
 
triton::uint8 fs [triton::size::dword]
 Concrete value of FS.
 
triton::uint8 gs [triton::size::dword]
 Concrete value of GS.
 
triton::uint8 ss [triton::size::dword]
 Concrete value of SS.
 
triton::uint8 dr0 [triton::size::dword]
 Concrete value of dr0.
 
triton::uint8 dr1 [triton::size::dword]
 Condete value of dr1.
 
triton::uint8 dr2 [triton::size::dword]
 Condete value of dr2.
 
triton::uint8 dr3 [triton::size::dword]
 Condete value of dr3.
 
triton::uint8 dr6 [triton::size::dword]
 Condete value of dr6.
 
triton::uint8 dr7 [triton::size::dword]
 Condete value of dr7.
 
triton::uint8 fcw [triton::size::word]
 Concrete value of the x87 FPU Control Word.
 
triton::uint8 fsw [triton::size::word]
 Concrete value of the x87 FPU Status Word.
 
triton::uint8 ftw [triton::size::word]
 Concrete value of the x87 FPU Tag Word.
 
triton::uint8 fop [triton::size::word]
 Concrete value of the x87 FPU Opcode.
 
triton::uint8 fip [triton::size::qword]
 Concrete value of the x87 FPU Instruction Pointer Offset.
 
triton::uint8 fcs [triton::size::word]
 Concrete value of the x87 FPU Instruction Pointer Selector.
 
triton::uint8 fdp [triton::size::qword]
 Concrete value of the x87 FPU Instruction Operand Pointer Offset.
 
triton::uint8 fds [triton::size::word]
 Concrete value of the x87 FPU Instruction Operand Pointer Selector.
 
triton::uint8 efer [triton::size::qword]
 Concrete value of the EFER MSR Register.
 
triton::uint8 mxcsr [triton::size::dword]
 Concrete value of the SSE Register State.
 
triton::uint8 mxcsr_mask [triton::size::dword]
 Concrete value of the SSE Register State Mask.
 
triton::uint8 tsc [triton::size::qword]
 Concrete value of the TSC Register.
 
- Protected Attributes inherited from triton::arch::x86::x86Specifications
std::unordered_map< triton::arch::register_e, const triton::arch::Registerid2reg
 List of registers specification available for this architecture.
 
std::unordered_map< std::string, triton::arch::register_ename2id
 

Detailed Description

This class is used to describe the x86 (32-bits) spec.

Definition at line 53 of file x86Cpu.hpp.

Constructor & Destructor Documentation

◆ x86Cpu() [1/2]

triton::arch::x86::x86Cpu::x86Cpu ( triton::callbacks::Callbacks callbacks = nullptr)

Constructor.

Definition at line 26 of file x86Cpu.cpp.

◆ x86Cpu() [2/2]

triton::arch::x86::x86Cpu::x86Cpu ( const x86Cpu other)

Copy constructor.

Definition at line 35 of file x86Cpu.cpp.

◆ ~x86Cpu()

triton::arch::x86::x86Cpu::~x86Cpu ( )
virtual

Destructor.

Definition at line 40 of file x86Cpu.cpp.

Member Function Documentation

◆ clear()

void triton::arch::x86::x86Cpu::clear ( void  )
virtual

Clears the architecture states (registers and memory).

Implements triton::arch::CpuInterface.

Definition at line 134 of file x86Cpu.cpp.

◆ clearConcreteMemoryValue() [1/2]

void triton::arch::x86::x86Cpu::clearConcreteMemoryValue ( const triton::arch::MemoryAccess mem)
virtual

Clears concrete values assigned to the memory cells.

Implements triton::arch::CpuInterface.

Definition at line 1502 of file x86Cpu.cpp.

◆ clearConcreteMemoryValue() [2/2]

void triton::arch::x86::x86Cpu::clearConcreteMemoryValue ( triton::uint64  baseAddr,
triton::usize  size = 1 
)
virtual

Clears concrete values assigned to the memory cells.

Implements triton::arch::CpuInterface.

Definition at line 1507 of file x86Cpu.cpp.

◆ disassembly()

void triton::arch::x86::x86Cpu::disassembly ( triton::arch::Instruction inst)
virtual

Disassembles the instruction according to the architecture.

Implements triton::arch::CpuInterface.

Definition at line 427 of file x86Cpu.cpp.

◆ getAllRegisters()

const std::unordered_map< triton::arch::register_e, const triton::arch::Register > & triton::arch::x86::x86Cpu::getAllRegisters ( void  ) const
virtual

Returns all registers.

Implements triton::arch::CpuInterface.

Definition at line 322 of file x86Cpu.cpp.

◆ getConcreteMemory()

const std::unordered_map< triton::uint64, triton::uint8, IdentityHash< triton::uint64 > > & triton::arch::x86::x86Cpu::getConcreteMemory ( void  ) const
virtual

Return all memory.

Implements triton::arch::CpuInterface.

Definition at line 326 of file x86Cpu.cpp.

◆ getConcreteMemoryAreaValue()

std::vector< triton::uint8 > triton::arch::x86::x86Cpu::getConcreteMemoryAreaValue ( triton::uint64  baseAddr,
triton::usize  size,
bool  execCallbacks = true 
) const
virtual

Returns the concrete value of a memory area.

Implements triton::arch::CpuInterface.

Definition at line 574 of file x86Cpu.cpp.

◆ getConcreteMemoryValue() [1/2]

triton::uint512 triton::arch::x86::x86Cpu::getConcreteMemoryValue ( const triton::arch::MemoryAccess mem,
bool  execCallbacks = true 
) const
virtual

Returns the concrete value of memory cells.

Implements triton::arch::CpuInterface.

Definition at line 553 of file x86Cpu.cpp.

◆ getConcreteMemoryValue() [2/2]

triton::uint8 triton::arch::x86::x86Cpu::getConcreteMemoryValue ( triton::uint64  addr,
bool  execCallbacks = true 
) const
virtual

Returns the concrete value of a memory cell.

Implements triton::arch::CpuInterface.

Definition at line 540 of file x86Cpu.cpp.

◆ getConcreteRegisterValue()

triton::uint512 triton::arch::x86::x86Cpu::getConcreteRegisterValue ( const triton::arch::Register reg,
bool  execCallbacks = true 
) const
virtual

Returns the concrete value of a register.

Implements triton::arch::CpuInterface.

Definition at line 584 of file x86Cpu.cpp.

◆ getEndianness()

triton::arch::endianness_e triton::arch::x86::x86Cpu::getEndianness ( void  ) const
virtual

Returns the kind of endianness as triton::arch::endianness_e.

Implements triton::arch::CpuInterface.

Definition at line 214 of file x86Cpu.cpp.

◆ getParentRegister() [1/2]

const triton::arch::Register & triton::arch::x86::x86Cpu::getParentRegister ( const triton::arch::Register reg) const
virtual

Returns parent register from a given one.

Implements triton::arch::CpuInterface.

Definition at line 407 of file x86Cpu.cpp.

◆ getParentRegister() [2/2]

const triton::arch::Register & triton::arch::x86::x86Cpu::getParentRegister ( triton::arch::register_e  id) const
virtual

Returns parent register from a given one.

Implements triton::arch::CpuInterface.

Definition at line 412 of file x86Cpu.cpp.

◆ getParentRegisters()

std::set< const triton::arch::Register * > triton::arch::x86::x86Cpu::getParentRegisters ( void  ) const
virtual

Returns all parent registers.

Implements triton::arch::CpuInterface.

Definition at line 331 of file x86Cpu.cpp.

◆ getProgramCounter()

const triton::arch::Register & triton::arch::x86::x86Cpu::getProgramCounter ( void  ) const
virtual

Returns the program counter register.

Implements triton::arch::CpuInterface.

Definition at line 417 of file x86Cpu.cpp.

◆ getRegister() [1/2]

const triton::arch::Register & triton::arch::x86::x86Cpu::getRegister ( const std::string &  name) const
virtual

Returns register from name.

Implements triton::arch::CpuInterface.

Definition at line 396 of file x86Cpu.cpp.

◆ getRegister() [2/2]

const triton::arch::Register & triton::arch::x86::x86Cpu::getRegister ( triton::arch::register_e  id) const
virtual

Returns register from id.

Implements triton::arch::CpuInterface.

Definition at line 387 of file x86Cpu.cpp.

◆ getStackPointer()

const triton::arch::Register & triton::arch::x86::x86Cpu::getStackPointer ( void  ) const
virtual

Returns the stack pointer register.

Implements triton::arch::CpuInterface.

Definition at line 422 of file x86Cpu.cpp.

◆ gprBitSize()

triton::uint32 triton::arch::x86::x86Cpu::gprBitSize ( void  ) const
virtual

Returns the bit in bit of the General Purpose Registers.

Implements triton::arch::CpuInterface.

Definition at line 316 of file x86Cpu.cpp.

◆ gprSize()

triton::uint32 triton::arch::x86::x86Cpu::gprSize ( void  ) const
virtual

Returns the bit in byte of the General Purpose Registers.

Implements triton::arch::CpuInterface.

Definition at line 311 of file x86Cpu.cpp.

◆ isAVX256()

bool triton::arch::x86::x86Cpu::isAVX256 ( triton::arch::register_e  regId) const

Returns true if regId is a AVX-256 (YMM) register.

Definition at line 286 of file x86Cpu.cpp.

◆ isConcreteMemoryValueDefined() [1/2]

bool triton::arch::x86::x86Cpu::isConcreteMemoryValueDefined ( const triton::arch::MemoryAccess mem) const
virtual

Returns true if memory cells have a defined concrete value.

Implements triton::arch::CpuInterface.

Definition at line 1487 of file x86Cpu.cpp.

◆ isConcreteMemoryValueDefined() [2/2]

bool triton::arch::x86::x86Cpu::isConcreteMemoryValueDefined ( triton::uint64  baseAddr,
triton::usize  size = 1 
) const
virtual

Returns true if memory cells have a defined concrete value.

Implements triton::arch::CpuInterface.

Definition at line 1492 of file x86Cpu.cpp.

◆ isControl()

bool triton::arch::x86::x86Cpu::isControl ( triton::arch::register_e  regId) const

Returns true if regId is a control (cr) register.

Definition at line 291 of file x86Cpu.cpp.

◆ isDebug()

bool triton::arch::x86::x86Cpu::isDebug ( triton::arch::register_e  regId) const

Returns true if regId is a debug (dr) register.

Definition at line 296 of file x86Cpu.cpp.

◆ isEFER()

bool triton::arch::x86::x86Cpu::isEFER ( triton::arch::register_e  regId) const

Returns true if regId is an EFER register.

Definition at line 276 of file x86Cpu.cpp.

◆ isFlag()

bool triton::arch::x86::x86Cpu::isFlag ( triton::arch::register_e  regId) const
virtual

Returns true if the register ID is a flag.

Implements triton::arch::CpuInterface.

Definition at line 219 of file x86Cpu.cpp.

◆ isFPU()

bool triton::arch::x86::x86Cpu::isFPU ( triton::arch::register_e  regId) const

Returns true if regId is a FPU register.

Definition at line 271 of file x86Cpu.cpp.

◆ isGPR()

bool triton::arch::x86::x86Cpu::isGPR ( triton::arch::register_e  regId) const

Returns true if regId is a GRP.

Definition at line 251 of file x86Cpu.cpp.

◆ isMemoryExclusive()

bool triton::arch::x86::x86Cpu::isMemoryExclusive ( const triton::arch::MemoryAccess mem) const
virtual

Returns true if the given memory access is tagged as exclusive. Only valid for Arm32 and AArch64.

Implements triton::arch::CpuInterface.

Definition at line 1476 of file x86Cpu.cpp.

◆ isMMX()

bool triton::arch::x86::x86Cpu::isMMX ( triton::arch::register_e  regId) const

Returns true if regId is a MMX register.

Definition at line 256 of file x86Cpu.cpp.

◆ isRegister()

bool triton::arch::x86::x86Cpu::isRegister ( triton::arch::register_e  regId) const
virtual

Returns true if the register ID is a register.

Implements triton::arch::CpuInterface.

Definition at line 229 of file x86Cpu.cpp.

◆ isRegisterValid()

bool triton::arch::x86::x86Cpu::isRegisterValid ( triton::arch::register_e  regId) const
virtual

Returns true if the register ID is valid.

Implements triton::arch::CpuInterface.

Definition at line 246 of file x86Cpu.cpp.

◆ isSegment()

bool triton::arch::x86::x86Cpu::isSegment ( triton::arch::register_e  regId) const

Returns true if regId is a Segment.

Definition at line 301 of file x86Cpu.cpp.

◆ isSSE()

bool triton::arch::x86::x86Cpu::isSSE ( triton::arch::register_e  regId) const

Returns true if regId is a SSE register.

Definition at line 266 of file x86Cpu.cpp.

◆ isSTX()

bool triton::arch::x86::x86Cpu::isSTX ( triton::arch::register_e  regId) const

Returns true if regId is a STX register.

Definition at line 261 of file x86Cpu.cpp.

◆ isThumb()

bool triton::arch::x86::x86Cpu::isThumb ( void  ) const
virtual

Returns true if the execution mode is Thumb. Only useful for Arm32.

Implements triton::arch::CpuInterface.

Definition at line 1465 of file x86Cpu.cpp.

◆ isTSC()

bool triton::arch::x86::x86Cpu::isTSC ( triton::arch::register_e  regId) const

Returns true if regId is an TSC register.

Definition at line 281 of file x86Cpu.cpp.

◆ numberOfRegisters()

triton::uint32 triton::arch::x86::x86Cpu::numberOfRegisters ( void  ) const
virtual

Returns the number of registers according to the CPU architecture.

Implements triton::arch::CpuInterface.

Definition at line 306 of file x86Cpu.cpp.

◆ operator=()

x86Cpu & triton::arch::x86::x86Cpu::operator= ( const x86Cpu other)

Copies a x86Cpu class.

Definition at line 208 of file x86Cpu.cpp.

◆ setConcreteMemoryAreaValue() [1/2]

void triton::arch::x86::x86Cpu::setConcreteMemoryAreaValue ( triton::uint64  baseAddr,
const std::vector< triton::uint8 > &  values,
bool  execCallbacks = true 
)
virtual

[architecture api] - Sets the concrete value of a memory area.

Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this.

Implements triton::arch::CpuInterface.

Definition at line 819 of file x86Cpu.cpp.

◆ setConcreteMemoryAreaValue() [2/2]

void triton::arch::x86::x86Cpu::setConcreteMemoryAreaValue ( triton::uint64  baseAddr,
const void *  area,
triton::usize  size,
bool  execCallbacks = true 
)
virtual

[architecture api] - Sets the concrete value of a memory area.

Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this.

Implements triton::arch::CpuInterface.

Definition at line 827 of file x86Cpu.cpp.

◆ setConcreteMemoryValue() [1/2]

void triton::arch::x86::x86Cpu::setConcreteMemoryValue ( const triton::arch::MemoryAccess mem,
const triton::uint512 value,
bool  execCallbacks = true 
)
virtual

[architecture api] - Sets the concrete value of memory cells.

Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this.

Implements triton::arch::CpuInterface.

Definition at line 798 of file x86Cpu.cpp.

◆ setConcreteMemoryValue() [2/2]

void triton::arch::x86::x86Cpu::setConcreteMemoryValue ( triton::uint64  addr,
triton::uint8  value,
bool  execCallbacks = true 
)
virtual

[architecture api] - Sets the concrete value of a memory cell.

Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this.

Implements triton::arch::CpuInterface.

Definition at line 791 of file x86Cpu.cpp.

◆ setConcreteRegisterValue()

void triton::arch::x86::x86Cpu::setConcreteRegisterValue ( const triton::arch::Register reg,
const triton::uint512 value,
bool  execCallbacks = true 
)
virtual

[architecture api] - Sets the concrete value of a register.

Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this.

Implements triton::arch::CpuInterface.

Definition at line 835 of file x86Cpu.cpp.

◆ setMemoryExclusiveTag()

void triton::arch::x86::x86Cpu::setMemoryExclusiveTag ( const triton::arch::MemoryAccess mem,
bool  tag 
)
virtual

Sets exclusive memory access tag. Only valid for Arm32 and AArch64.

Implements triton::arch::CpuInterface.

Definition at line 1482 of file x86Cpu.cpp.

◆ setThumb()

void triton::arch::x86::x86Cpu::setThumb ( bool  state)
virtual

Sets CPU state to Thumb mode.

Implements triton::arch::CpuInterface.

Definition at line 1471 of file x86Cpu.cpp.

Member Data Documentation

◆ cr0

triton::uint8 triton::arch::x86::x86Cpu::cr0[triton::size::dword]
protected

Concrete value of cr0.

Definition at line 134 of file x86Cpu.hpp.

◆ cr1

triton::uint8 triton::arch::x86::x86Cpu::cr1[triton::size::dword]
protected

Concrete value of cr1.

Definition at line 136 of file x86Cpu.hpp.

◆ cr10

triton::uint8 triton::arch::x86::x86Cpu::cr10[triton::size::dword]
protected

Concrete value of cr10.

Definition at line 154 of file x86Cpu.hpp.

◆ cr11

triton::uint8 triton::arch::x86::x86Cpu::cr11[triton::size::dword]
protected

Concrete value of cr11.

Definition at line 156 of file x86Cpu.hpp.

◆ cr12

triton::uint8 triton::arch::x86::x86Cpu::cr12[triton::size::dword]
protected

Concrete value of cr12.

Definition at line 158 of file x86Cpu.hpp.

◆ cr13

triton::uint8 triton::arch::x86::x86Cpu::cr13[triton::size::dword]
protected

Concrete value of cr13.

Definition at line 160 of file x86Cpu.hpp.

◆ cr14

triton::uint8 triton::arch::x86::x86Cpu::cr14[triton::size::dword]
protected

Concrete value of cr14.

Definition at line 162 of file x86Cpu.hpp.

◆ cr15

triton::uint8 triton::arch::x86::x86Cpu::cr15[triton::size::dword]
protected

Concrete value of cr15.

Definition at line 164 of file x86Cpu.hpp.

◆ cr2

triton::uint8 triton::arch::x86::x86Cpu::cr2[triton::size::dword]
protected

Concrete value of cr2.

Definition at line 138 of file x86Cpu.hpp.

◆ cr3

triton::uint8 triton::arch::x86::x86Cpu::cr3[triton::size::dword]
protected

Concrete value of cr3.

Definition at line 140 of file x86Cpu.hpp.

◆ cr4

triton::uint8 triton::arch::x86::x86Cpu::cr4[triton::size::dword]
protected

Concrete value of cr4.

Definition at line 142 of file x86Cpu.hpp.

◆ cr5

triton::uint8 triton::arch::x86::x86Cpu::cr5[triton::size::dword]
protected

Concrete value of cr5.

Definition at line 144 of file x86Cpu.hpp.

◆ cr6

triton::uint8 triton::arch::x86::x86Cpu::cr6[triton::size::dword]
protected

Concrete value of cr6.

Definition at line 146 of file x86Cpu.hpp.

◆ cr7

triton::uint8 triton::arch::x86::x86Cpu::cr7[triton::size::dword]
protected

Concrete value of cr7.

Definition at line 148 of file x86Cpu.hpp.

◆ cr8

triton::uint8 triton::arch::x86::x86Cpu::cr8[triton::size::dword]
protected

Concrete value of cr8.

Definition at line 150 of file x86Cpu.hpp.

◆ cr9

triton::uint8 triton::arch::x86::x86Cpu::cr9[triton::size::dword]
protected

Concrete value of cr9.

Definition at line 152 of file x86Cpu.hpp.

◆ cs

triton::uint8 triton::arch::x86::x86Cpu::cs[triton::size::dword]
protected

Concrete value of CS.

Definition at line 166 of file x86Cpu.hpp.

◆ dr0

triton::uint8 triton::arch::x86::x86Cpu::dr0[triton::size::dword]
protected

Concrete value of dr0.

Definition at line 178 of file x86Cpu.hpp.

◆ dr1

triton::uint8 triton::arch::x86::x86Cpu::dr1[triton::size::dword]
protected

Condete value of dr1.

Definition at line 180 of file x86Cpu.hpp.

◆ dr2

triton::uint8 triton::arch::x86::x86Cpu::dr2[triton::size::dword]
protected

Condete value of dr2.

Definition at line 182 of file x86Cpu.hpp.

◆ dr3

triton::uint8 triton::arch::x86::x86Cpu::dr3[triton::size::dword]
protected

Condete value of dr3.

Definition at line 184 of file x86Cpu.hpp.

◆ dr6

triton::uint8 triton::arch::x86::x86Cpu::dr6[triton::size::dword]
protected

Condete value of dr6.

Definition at line 186 of file x86Cpu.hpp.

◆ dr7

triton::uint8 triton::arch::x86::x86Cpu::dr7[triton::size::dword]
protected

Condete value of dr7.

Definition at line 188 of file x86Cpu.hpp.

◆ ds

triton::uint8 triton::arch::x86::x86Cpu::ds[triton::size::dword]
protected

Concrete value of DS.

Definition at line 168 of file x86Cpu.hpp.

◆ eax

triton::uint8 triton::arch::x86::x86Cpu::eax[triton::size::dword]
protected

Concrete value of eax.

Definition at line 82 of file x86Cpu.hpp.

◆ ebp

triton::uint8 triton::arch::x86::x86Cpu::ebp[triton::size::dword]
protected

Concrete value of ebp.

Definition at line 94 of file x86Cpu.hpp.

◆ ebx

triton::uint8 triton::arch::x86::x86Cpu::ebx[triton::size::dword]
protected

Concrete value of ebx.

Definition at line 84 of file x86Cpu.hpp.

◆ ecx

triton::uint8 triton::arch::x86::x86Cpu::ecx[triton::size::dword]
protected

Concrete value of ecx.

Definition at line 86 of file x86Cpu.hpp.

◆ edi

triton::uint8 triton::arch::x86::x86Cpu::edi[triton::size::dword]
protected

Concrete value of edi.

Definition at line 90 of file x86Cpu.hpp.

◆ edx

triton::uint8 triton::arch::x86::x86Cpu::edx[triton::size::dword]
protected

Concrete value of edx.

Definition at line 88 of file x86Cpu.hpp.

◆ efer

triton::uint8 triton::arch::x86::x86Cpu::efer[triton::size::qword]
protected

Concrete value of the EFER MSR Register.

Definition at line 206 of file x86Cpu.hpp.

◆ eflags

triton::uint8 triton::arch::x86::x86Cpu::eflags[triton::size::dword]
protected

Concrete value of eflags.

Definition at line 100 of file x86Cpu.hpp.

◆ eip

triton::uint8 triton::arch::x86::x86Cpu::eip[triton::size::dword]
protected

Concrete value of eip.

Definition at line 98 of file x86Cpu.hpp.

◆ es

triton::uint8 triton::arch::x86::x86Cpu::es[triton::size::dword]
protected

Concrete value of ES.

Definition at line 170 of file x86Cpu.hpp.

◆ esi

triton::uint8 triton::arch::x86::x86Cpu::esi[triton::size::dword]
protected

Concrete value of esi.

Definition at line 92 of file x86Cpu.hpp.

◆ esp

triton::uint8 triton::arch::x86::x86Cpu::esp[triton::size::dword]
protected

Concrete value of esp.

Definition at line 96 of file x86Cpu.hpp.

◆ fcs

triton::uint8 triton::arch::x86::x86Cpu::fcs[triton::size::word]
protected

Concrete value of the x87 FPU Instruction Pointer Selector.

Definition at line 200 of file x86Cpu.hpp.

◆ fcw

triton::uint8 triton::arch::x86::x86Cpu::fcw[triton::size::word]
protected

Concrete value of the x87 FPU Control Word.

Definition at line 190 of file x86Cpu.hpp.

◆ fdp

triton::uint8 triton::arch::x86::x86Cpu::fdp[triton::size::qword]
protected

Concrete value of the x87 FPU Instruction Operand Pointer Offset.

Definition at line 202 of file x86Cpu.hpp.

◆ fds

triton::uint8 triton::arch::x86::x86Cpu::fds[triton::size::word]
protected

Concrete value of the x87 FPU Instruction Operand Pointer Selector.

Definition at line 204 of file x86Cpu.hpp.

◆ fip

triton::uint8 triton::arch::x86::x86Cpu::fip[triton::size::qword]
protected

Concrete value of the x87 FPU Instruction Pointer Offset.

Definition at line 198 of file x86Cpu.hpp.

◆ fop

triton::uint8 triton::arch::x86::x86Cpu::fop[triton::size::word]
protected

Concrete value of the x87 FPU Opcode.

Definition at line 196 of file x86Cpu.hpp.

◆ fs

triton::uint8 triton::arch::x86::x86Cpu::fs[triton::size::dword]
protected

Concrete value of FS.

Definition at line 172 of file x86Cpu.hpp.

◆ fsw

triton::uint8 triton::arch::x86::x86Cpu::fsw[triton::size::word]
protected

Concrete value of the x87 FPU Status Word.

Definition at line 192 of file x86Cpu.hpp.

◆ ftw

triton::uint8 triton::arch::x86::x86Cpu::ftw[triton::size::word]
protected

Concrete value of the x87 FPU Tag Word.

Definition at line 194 of file x86Cpu.hpp.

◆ gs

triton::uint8 triton::arch::x86::x86Cpu::gs[triton::size::dword]
protected

Concrete value of GS.

Definition at line 174 of file x86Cpu.hpp.

◆ memory

std::unordered_map<triton::uint64, triton::uint8, IdentityHash<triton::uint64> > triton::arch::x86::x86Cpu::memory
protected

map of address -> concrete value

item1: memory address
item2: concrete value

Definition at line 79 of file x86Cpu.hpp.

◆ mxcsr

triton::uint8 triton::arch::x86::x86Cpu::mxcsr[triton::size::dword]
protected

Concrete value of the SSE Register State.

Definition at line 208 of file x86Cpu.hpp.

◆ mxcsr_mask

triton::uint8 triton::arch::x86::x86Cpu::mxcsr_mask[triton::size::dword]
protected

Concrete value of the SSE Register State Mask.

Definition at line 210 of file x86Cpu.hpp.

◆ ss

triton::uint8 triton::arch::x86::x86Cpu::ss[triton::size::dword]
protected

Concrete value of SS.

Definition at line 176 of file x86Cpu.hpp.

◆ st0

triton::uint8 triton::arch::x86::x86Cpu::st0[triton::size::fword]
protected

Concrete value of st0.

Definition at line 102 of file x86Cpu.hpp.

◆ st1

triton::uint8 triton::arch::x86::x86Cpu::st1[triton::size::fword]
protected

Concrete value of st1.

Definition at line 104 of file x86Cpu.hpp.

◆ st2

triton::uint8 triton::arch::x86::x86Cpu::st2[triton::size::fword]
protected

Concrete value of st2.

Definition at line 106 of file x86Cpu.hpp.

◆ st3

triton::uint8 triton::arch::x86::x86Cpu::st3[triton::size::fword]
protected

Concrete value of st3.

Definition at line 108 of file x86Cpu.hpp.

◆ st4

triton::uint8 triton::arch::x86::x86Cpu::st4[triton::size::fword]
protected

Concrete value of st4.

Definition at line 110 of file x86Cpu.hpp.

◆ st5

triton::uint8 triton::arch::x86::x86Cpu::st5[triton::size::fword]
protected

Concrete value of st5.

Definition at line 112 of file x86Cpu.hpp.

◆ st6

triton::uint8 triton::arch::x86::x86Cpu::st6[triton::size::fword]
protected

Concrete value of st6.

Definition at line 114 of file x86Cpu.hpp.

◆ st7

triton::uint8 triton::arch::x86::x86Cpu::st7[triton::size::fword]
protected

Concrete value of st7.

Definition at line 116 of file x86Cpu.hpp.

◆ tsc

triton::uint8 triton::arch::x86::x86Cpu::tsc[triton::size::qword]
protected

Concrete value of the TSC Register.

Definition at line 212 of file x86Cpu.hpp.

◆ ymm0

triton::uint8 triton::arch::x86::x86Cpu::ymm0[triton::size::qqword]
protected

Concrete value of ymm0.

Definition at line 118 of file x86Cpu.hpp.

◆ ymm1

triton::uint8 triton::arch::x86::x86Cpu::ymm1[triton::size::qqword]
protected

Concrete value of ymm1.

Definition at line 120 of file x86Cpu.hpp.

◆ ymm2

triton::uint8 triton::arch::x86::x86Cpu::ymm2[triton::size::qqword]
protected

Concrete value of ymm2.

Definition at line 122 of file x86Cpu.hpp.

◆ ymm3

triton::uint8 triton::arch::x86::x86Cpu::ymm3[triton::size::qqword]
protected

Concrete value of ymm3.

Definition at line 124 of file x86Cpu.hpp.

◆ ymm4

triton::uint8 triton::arch::x86::x86Cpu::ymm4[triton::size::qqword]
protected

Concrete value of ymm4.

Definition at line 126 of file x86Cpu.hpp.

◆ ymm5

triton::uint8 triton::arch::x86::x86Cpu::ymm5[triton::size::qqword]
protected

Concrete value of ymm5.

Definition at line 128 of file x86Cpu.hpp.

◆ ymm6

triton::uint8 triton::arch::x86::x86Cpu::ymm6[triton::size::qqword]
protected

Concrete value of ymm6.

Definition at line 130 of file x86Cpu.hpp.

◆ ymm7

triton::uint8 triton::arch::x86::x86Cpu::ymm7[triton::size::qqword]
protected

Concrete value of ymm7.

Definition at line 132 of file x86Cpu.hpp.


The documentation for this class was generated from the following files: